

04/14/00
 15784 U.S. PTO

04-17-00

A

Express Mail Label No.: EM401140950US

**UTILITY
 PATENT APPLICATION
 TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.	SRT-001 (5049/2)
First Named Inventor	SRT-001
Title	Methods and Apparatus for Persistent Volatile Computer Memory

15786 U.S. PTO
 09/550108

04/14/00

APPLICATION ELEMENTS

**ADDRESS TO: Box Patent Application
 Assistant Commissioner for Patents
 Washington, D.C. 20231**

1. ☐ Fee Transmittal Form
2. ☒ Specification and Drawings [Total Pages 23]
☒ - Specification - (12 pages)
☒ - Claims - (5 pages)
☒ - Abstract - (1 page)
☒ - Sheets of Drawings - (5 sheets)
☐ Formal
☒ Informal
3. ☐ Oath or Declaration [Total Pages 3]
 a. ☐ Newly executed (original)
 b. ☐ Copy from a prior application (37 CFR 1.63(d))
(for continuation/divisional with Box 17 completed)
[Note Box 4 below]

ACCOMPANYING APPLICATION PARTS

7. ☐ Associate Power of Attorney
8. ☐ English Translation Document (if applicable)
9. ☐ Information Disclosure Statement (IDS)/PTO-1449
☐ Copies of IDS Citations
10. ☐ Preliminary Amendment
☐ Drawings [Total Sheets ____]
☐ Letter to Official Draftsperson Including Drawings [Total Pages ____]
11. ☒ Return Receipt Postcard
12. ☐ Small Entity Statement
☐ Statements filed in prior application, (Status still proper and desired)
13. ☐ Certified Copy of Priority Document(s)
14. ☐ Deletion of Inventor(s)
 Signed statement attached deleting inventor(s) named in the prior application.
15. ☐ Patent Application Data Entry Form
16. ☐ Other:

4. ☐ Incorporation by Reference (usable if Box 3b is checked)
 The entire Disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 3b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

5. ☐ Microfiche Computer Program (Appendix)

6. ☐ Nucleotide and/or Amino Acid Sequence Submission
☐ Computer Readable Copy
☐ Paper Copy (identical to computer copy)
☐ Statement verifying identify of above copies


17. ☐ If a **CONTINUING APPLICATION**, check appropriate box and supply the requisite information:
☐ Continuation of prior application Serial No. _____
Priority to the above application(s) is claimed under 35 U.S.C. 120.
 Prior application information: Examiner: _____ Group/Art Unit: _____

18. ☐ **Priority - 35 U.S.C. 119**
☐ Priority of application Serial No. _____ filed on _____ is claimed under 35 U.S.C. 119.
☐ The certified copy has been filed in prior U.S. application Serial No. ____/____ on ____.
☐ The certified copy will follow.

CORRESPONDENCE ADDRESS

Direct all correspondence to: Patent Administrator
 Testa, Hurwitz & Thibault, LLP
 High Street Tower
 125 High Street
 Boston, MA 02110
 Tel. No.: (617) 248-7000
 Fax No.: (617) 248-7100

SIGNATURE BLOCK

Respectfully submitted,

 Date: April 14, 2000
 Reg. No.: 35,722
 Tel. No.: (617) 248-7738
 Fax No.: (617) 248-7100
 Thomas A. Turano
 Attorney for Applicant
 Testa, Hurwitz & Thibault, LLP
 High Street Tower
 125 High Street
 Boston, MA 02110

**METHODS AND APPARATUS FOR PERSISTENT VOLATILE COMPUTER
MEMORY**

FIELD OF THE INVENTION

The present invention relates to preserving the contents of computer memory and, in particular, to preserving the contents of a volatile memory during a system failure.

BACKGROUND OF THE INVENTION

Prior art computer systems typically include a volatile memory for the storage and manipulation of information by an operating system and various software applications. When software applications behave in unexpected ways, they can cause the operating system to fail in catastrophic ways, referred to colloquially as a "system crash." When a system crashes, there is no guarantee that the information stored in volatile memory can be salvaged. Typically, the user remedies the system crash by resetting the system. In the resulting boot cycle the operating system typically loses the ability to reference the information contained in the volatile memory or actually initializes the volatile memory, changing or destroying its contents.

Prior art solutions to this problem have taken various approaches. One approach requires a user manually to direct applications to save the contents of volatile memory to a non-volatile memory when significant amounts of information have been processed in volatile memory. An incremental improvement over this approach takes the form of modifications to the software applications themselves, whereupon they save the contents of volatile memory to a non-volatile memory when certain criteria are met. For example, the word processing program Microsoft Word™ from Microsoft Corporation, Redmond,

WA has an option that automatically saves the contents of documents upon the elapse of a time period selected by the user.

These prior art systems have several failings. First, a failure in the operating system may prevent the functioning of any application-level safeguards. Second, safeguards that rely on regular human intervention are subject to human failings, such as when humans forget to invoke them. Third, safeguards that attempt to substitute application-administered criteria for human judgment and invocation fail in that they cannot guarantee that critical information would be saved when a human user would have chosen to save it.

A second set of prior art solutions to this problem has focused on hardware modifications to preserve the contents of volatile memory during a crash. Some prior art systems are arranged such that every read or write request to an operating system is simultaneously routed to a non-volatile memory. Such a system guarantees a record of memory contents that can be reconstructed during a boot cycle, but suffers from slowness during normal operation, because each transaction is conducted twice, and slowness during a boot cycle, because the operating system must locate the non-volatile record of transactions and reload them. Other prior art systems attempt the same techniques and suffer from the same problems, but reduce the magnitude of the delays by greater selectivity in the transactions actually recorded, or recording transactions in a way that is more amenable to reconstruction. Other prior art systems relying on hardware modification use non-volatile memories, such as electrically erasable programmable read-only memories (EEPROMs), Flash ROM, or battery-backed random-access memory. These systems have several drawbacks, including higher prices than normal volatile memories and the requirement of additional hardware. For example, Flash ROM often requires a charge pump to achieve the higher voltages needed to write to the memory, and suffers a shorter life than normal volatile RAM because of this process. Battery-backed RAMs rely on batteries that are subject to catastrophic failure or charge depletion.

A computer whose information is stored in a volatile memory resistant to loss or corruption resulting from system or application crashes would avoid the problems

associated with the loss and recreation of data. The elimination of time-consuming data reconstruction would help make possible a fault-tolerant computer that offered continuous availability. The present invention provides those benefits.

5

SUMMARY OF THE INVENTION

The present invention relates to methods and apparatus for providing a persistent volatile computer memory. One object of the invention is to provide at least one region of volatile memory whose contents are resistant to loss or corruption from system or application crashes and the ensuing reboot cycle. Another object of the invention is to
10 guarantee that the contents of these regions of persistent volatile computer memory do not include the results of incomplete or partial transactions.

In one embodiment, one feature of the invention is the partitioning of computer memory into two types of regions: a non-persistent region directly accessible to the operating system and a persistent region that is not directly accessible to the operating
15 system. Another feature of the invention is an intermediary program, such as a device driver, that serves as an intermediary between the operating system and the persistent memory region, processing requests from the operating system directed to the persistent region of memory. Yet another feature of the invention is that the contents of the persistent memory region are resistant to initialization or modification during a boot
20 cycle. Another feature of the invention is that the intermediary program processes write requests atomically, preventing the results of incomplete or partial transactions from subsequent loading from the persistent memory region by computer applications.

In another embodiment, one feature of the invention is a modified BIOS, wherein the modification effectively partitions the memory into two types of regions: a non-
25 persistent region directly accessible to the operating system and a persistent region that is not directly accessible to the operating system. Another feature of the invention is a intermediary program, such as a device driver, that processes read requests and write requests from the operating system to this persistent memory region. Yet another feature

of the invention is that the contents of the persistent memory region are resistant to initialization or modification during a boot cycle.

In yet another embodiment, one feature of the invention is the partitioning of computer memory into two types of regions: non-persistent region directly accessible to the operating system and persistent region that is not directly accessible to the operating system. Another feature of the invention is a program that maps the persistent region onto physical memory locations, enabling the operating system to indirectly access the persistent region.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other advantages of the invention may be more clearly understood with reference to the specification and the drawings, in which:

FIG. 1 is a block diagram of an embodiment of a computer known to the prior art.

FIG. 2 is a block diagram of an embodiment of a computer constructed in accordance with the present invention.

FIG. 3 is a functional block diagram of the embodiment of the present invention depicted in FIG. 2.

FIG. 4 is a flowchart depicting the state of a look-ahead buffer while processing a write request atomically in accord with the present invention.

FIG. 5 is a flowchart depicting the recovery of completed transaction information during a boot cycle in accord with the present invention.

FIG. 6 is a flowchart depicting the operation of an embodiment of the present invention.

FIG. 7 is an embodiment of an interface presented to the user to solicit information for the configuration of the present invention.

In the drawings, like reference characters generally refer to the same parts throughout the different views. Also, the drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the invention.

DETAILED DESCRIPTION OF THE INVENTION

Referring to FIG. 1, a computer 10 known to the prior art typically includes a microprocessor 12, a memory 14 for storing programs and/or data, an input/output (I/O) controller 16, and a system bus 18 allowing communication among these components. The memory 14 in such a computer typically includes random-access memory (RAM) 20, read-only memory (ROM) 22, and non-volatile random-access memory (NVRAM) 24. The RAM 20 typically contains an operating system 26 and one or more device drivers 28 that permit access to various peripherals by the operating system 26. The ROM 22 typically contains a basic input-output system (BIOS) 30 that handles the boot process of the computer 10. One or more input devices, such as an alphanumeric keyboard or a mouse, and one or more output devices, such as a display or a printer, are also typically included in the computer 10. In some embodiments the computer 10 will also include a network connection. The computer 10 typically has a mass storage device 32 such as a magnetic disk or magneto-optical drive.

In brief overview, applicant's invention provides a persistent volatile memory in a computer while avoiding the failings of the prior art. This is achieved by partitioning the volatile computer memory into two regions: a non-persistent memory region that is indirectly accessible to the operating system and typically is initialized or modified during a boot cycle, and a persistent memory region whose contents are not initialized or modified during a boot cycle. In one embodiment, the operating system can indirectly access this persistent memory region through an intermediary program such as a device driver. In another embodiment, the intermediary program invokes operating-system level functionality to enable the operating system to access this persistent memory region only after the boot cycle is completed. This invention is particularly useful in a system-critical fault-tolerant computer that offers continuous availability. Of course, it is to be understood that the invention may include multiple persistent and non-persistent memory regions. For simplicity of explanation and depiction, the following discussion assumes

two memory regions, one persistent and one non-persistent. Further, the invention would work equivalently if two independent memory units were used instead of two regions of one memory. Thus, when memory regions are discussed, equivalent descriptions apply for two independent memory units.

5 One embodiment of the present invention is shown in FIGS. 2 & 3. In the embodiment shown, the system includes a computer 10' with RAM 20 partitioned into two different regions. The first memory region 40 is directly accessible to the operating system and is typically initialized or modified during a boot cycle. A device driver 28' handles read requests 50 and write requests 52 from the operating system 26 directed to
10 the second memory region 42. One skilled in the art would recognize that a device driver can be replaced by other intermediary programs that provide the same functionality. A modified BIOS 30' prevents the operating system 26 from directly accessing the contents of the second memory region 42. The second memory region 42 is not directly accessible to the operating system 26 and therefore is not modified or initialized during a boot cycle.
15 In one embodiment of the present invention, configuration information 44 regarding the location and size of the second memory region 42 is stored in an entry in NVRAM 24.

Referring again to FIG. 1, during a normal boot operation a computer 10 typically invokes a BIOS 30 that typically provides low-level access to peripherals; identifies RAM 20 available to the processor 12; initializes this RAM 20, typically destroying its
20 contents; and then installs the operating system 26 into RAM 20, giving the operating system access to the entire RAM 20 to move information into and out of memory as necessary. If the computer 10 is started after having been powered down, all of its memory will have been initialized.

In contrast, referring to FIG. 2, during a normal boot operation a computer 10' constructed in accordance with the present invention invokes a modified BIOS 30.' The
25 modified BIOS 30' retrieves configuration information 44 from NVRAM 24. This configuration information 44 includes the start address and the size of persistent memory. If both these values are zero or non-existent, then the modified BIOS 30' knows that the invention is either not installed or disabled. If the size is non-zero, but the start address is

zero, then the start address is recalculated by subtracting the size of the persistent memory from the total memory size and storing this result as the new start address.

0044080560
The modified BIOS 30' then divides the RAM 20 into two memory regions: a first non-persistent memory region 40 ranging from address 0 up to, but not including, the
5 persistent memory start address, and a second persistent memory region 42 consisting of all memory from the persistent memory start address up to, but not including, the sum of the persistent memory start address and the persistent memory size. The system then initializes the first memory region 40. The modified BIOS 30' still provides low-level access to peripherals, but installs the operating system 26 into the first memory region 40
10 of RAM 20, and preventing the operating system 26 from directly accessing the second memory region 42 during the boot cycle and normal computer operation. The operating system 26 is, in effect, unaware of the second memory region 42. The operating system 26 typically initializes or installs its own programs into the first memory region 40, often modifying the contents of the first memory region 40, but does not modify the contents of
15 the second memory region 42 of which it is unaware. This renders the contents of the second memory region 42 persistent through a boot cycle.

Typically the operating system 26 will load device drivers 28 to permit access to various peripheral devices. Referring again to FIG. 3, in one embodiment of the present invention the operating system 26 loads a device driver 28' that is aware of the second
20 memory region 42 and is able to access its contents. The device driver 28' is aware of the second memory region 42 because it is also aware of and accesses the configuration information 44 stored in NVRAM 24. After loading the configuration information 44, the device driver 28' serves as an intermediary between the operating system 26 and the second memory region 42. The device driver 28' takes a read request 50 from the
25 operating system 26 and returns information from the appropriate location in the second memory region 42. Similarly, the device driver 28' takes a write request 52 from the operating system 26 and stores information at the appropriate location in the second memory region 42. In another embodiment, an intermediary program installs and configures the invention, and then invokes operating-system level functionality to enable

the operating system to access this second set of memory regions only after the boot cycle is completed.

For example, in one embodiment of the invention the operating system 26 is the Windows 2000 operating system. Under Windows 2000, the second memory region 42 accessible through the device driver 28 appears to the operating system 26 as a RAM disk, though the contents of a normal RAM disk do not survive a boot cycle, in contrast to the present invention. A Windows 2000 read request 50 or write request 52 includes a offset value (in bytes) and a length value (in bytes). The device driver 28' computes the appropriate location in the second memory region 42 by adding the offset value in the request to the start address of the persistent memory region. In one embodiment, the second memory region 42 includes 1 MB of configuration information, so the appropriate location is actually the sum of the offset value, the start address of the persistent memory, and 1 MB. For a read request 50, the device driver 28 copies a number of bytes equal in size to the length value from the computed location in the second memory region 42 to the user's buffer. For a write request 52, the device driver 28 copies a number of bytes equal in size to the length value passed by the operating system 26 from the user's buffer to the computed location in the second memory region 42. This interaction permits the operating system 26 to indirectly access the second memory region 42 without threatening the integrity of the contents of the second memory region 42 during a boot cycle. In another embodiment where Windows 2000 is the operating system 26, the device driver 28' invokes the functionality of the operating system 26 to map the computed location onto the virtual address space of the operating system 26 for the copy operation. Other operating system 26 functionality completes the copy operation and unmaps the computed location from the virtual address space of the operating system 26.

It is possible for the operating system 26 to crash while a write request 52 to persistent memory is being executed. In that case, an incomplete version of the request would be stored in the second persistent memory region 42. This can cause problems during subsequent operation, as a computer application may attempt to restore its state

based on this incomplete information, potentially crashing the application and necessitating time-consuming reconstruction of the information lost during the crash.

To prevent this problem, the present invention creates a look-aside buffer in the second persistent memory region 42 and uses it for the atomic update and storage of transaction information; only when the write request 52 has been buffered and completed is it transferred out of the look-aside buffer. In greater detail, a look-aside buffer includes a set of bits that describe its state. FIG. 4 shows how the state of the look-aside buffer changes to reflect various stages in the processing of a write request 52.

When no information is in the buffer, for example at the creation and initialization of the buffer, the buffer state is 0 (Step 10). When a write request 52 is received by the device driver 28', the driver 28' stores the computed location and the length (in bytes) of the request in the look-aside buffer and the state of the buffer becomes 1 (Step 12). At this point, the actual contents of the write request are copied into the buffer (Step 14). If the copy is successfully completed, the buffer state becomes 2 (Step 16). If the copy fails because of, for example, a system crash, the buffer state remains at 1. Once the buffer state is set to 2, the contents of the write request are copied out of the look-aside buffer to their computed location in the second persistent memory region 42 (Step 18). When this is successfully completed, the buffer state returns to 0 (Step 10).

The effect of the value of the state of the look-aside buffer on the subsequent boot process is depicted in FIG. 5. At system reboot (Step 20), the device driver 28' locates all the look-aside buffers in the second persistent memory region 42. If there are no more look-aside buffers to check (Step 22), the system boot process continues (Step 24). If there are more look-aside buffers (Step 22), the device driver proceeds to examine the state of each look-aside buffer, one at a time, in the second persistent memory region 42 (Step 26). If the state of the buffer presently under examination is 0, the device driver 28' knows that there is no information stored in the look-aside buffer and the device driver 28' checks the next look-aside buffer (Step 22). If the buffer state is 1, the device driver 28' knows that the information in the look-aside buffer is the result of an incomplete transaction and should not be moved into the second persistent memory region 42 for

recovery by a computer application. The device driver 28' sets the state of this buffer to 0 (Step 30) and checks the next look-aside buffer (Step 22). If the buffer under examination is in state 2, then the device driver 28' knows that the contents of the look-aside buffer are the result of a completed transaction that did not get copied into the second persistent memory region 42. The device driver 28' copies the contents of the look-aside buffer to the computed location in the second persistent memory region 42 (Step 28). When the copy is completed, the buffer state is set to 0 (Step 30) and the device driver 28' checks the next look-aside buffer (Step 22). Eventually the device driver 28' will have checked the state of all the look-aside buffers, and the system boot will continue (Step 24).

Referring to FIG. 6, during a boot cycle the computer loads the programs implementing the invention into memory at Step 40. In one embodiment, the programs are a modified BIOS and a device driver. The programs divide the memory into two portions: a first region directly accessible to the operating system in Step 42 and making a second region that is not directly accessible to the operating system in Step 44. This is accomplished through modifications to the BIOS. The inaccessibility to the operating system renders the contents of the second region resistant to initialization or modification during a boot cycle. Again, one skilled in the art will recognize that the present invention permits multiple persistent and non-persistent memory regions, but for the sake of simplicity of discussion and depiction, the present discussion assumes one persistent memory region and one non-persistent memory region.

Once the memory partitioning has been achieved, a device driver 28' or similar intermediary program provides indirect access to the second memory region 42 to the operating system. In step 46, the device driver 28' waits for a read request 50 or a write request 52 from the operating system 26. The device driver 28' decides (Step 48) whether a read request has been received, and if one has, then the intermediary program reads (Step 50) from the appropriate location in the second memory region 42 and returns the result to the operating system 26. Similarly, if the device driver 28' decides (Step 52) that a write request 52 has been received, then the device driver stores (Step 54)

information at the appropriate location in the second memory region 42. If neither type of request has been received, then the device driver returns to step 36 and continues to wait for requests. Typically, read and write requests from the operating system to the first memory region operate as they would have before the installation of the present invention.

In the preferred embodiment, the computer programs comprising the present invention are on a magnetic disk drive and selecting an icon invokes the installation of the programs, initializing the present invention. In general, the programs implement the invention on the computer, and the programs either contain or access the data needed to implement all of the functionality of the invention on the computer.

Referring to FIG. 7, the user is prompted to configure the invention prior to its installation with a user interface. In one embodiment, this prompt takes the form of a dialog box, though other forms of prompting are feasible, typically including asking the user a series of questions or requiring the user to manually edit a configuration file. The dialog box typically permits the user to choose the size of the persistent memory and choose a designation through which the operating system accesses it. This configuration information provided by the user is stored in non-volatile storage, such as NVRAM 24 or as a file entry in a mass storage device 32. In a preferred embodiment, a dialog box includes a slider element 60, a pop-up menu element 62, and a text-entry element 64. The slider element 60 permits the user to select the size of the persistent memory. For example, the slider element 60 permits the user to select a persistent memory from 10 to 100 MB in size in 10 MB increments. Of course, particular numerical values may vary between implementations. The pop-up menu element 62 permits the user to assign a drive letter to the device driver 28' to permit the operating system to address it. The text-entry element 64 permits the user to designate a file name for the backing store file. A pop-up menu element 66 permits the user to designate the transaction size for the atomic update feature described above. When the user has entered the configuration information, the user selects the OK button 68 which initiates the embodiment of the present invention in the computer. The invention is installed and typically becomes effective after the next

boot cycle. In one embodiment the present invention is implemented in RAM, but it may also be implemented in a storage-based virtual memory system or some other memory apparatus.

Many alterations and modifications may be made by those having ordinary skill in the art without departing from the spirit and scope of the invention. Therefore, it must be expressly understood that the illustrated embodiment has been shown only for the purposes of example and should not be taken as limiting the invention, which is defined by the following claims. The following claims are thus to be read as not only literally including what is set forth by the claims but also to include all equivalent elements for performing substantially the same function in substantially the same way to obtain substantially the same result, even though not identical in other respects to what is shown and described in the above illustration.

CLAIMS

What is claimed is:

- 1 1. A computer with an operating system and persistent memory, comprising:
2 a memory, comprising:
3 a non-persistent memory region, directly accessible by the operating
4 system; and
5 a persistent memory region; and
6 an intermediary program in communication with the operating system and the
7 persistent memory region,
8 wherein the intermediary program enables the operating system to address a
9 persistent memory region.
- 1 2. The computer of claim 1 wherein a non-persistent memory region and a persistent
2 memory region are different physical memories.
- 1 3. The computer of claim 1 wherein the intermediary program is a device driver.
- 1 4. The computer of claim 1 additionally comprising:
2 a basic input/output system (BIOS), which prevents direct access to the persistent
3 memory region by the operating system.
- 1 5. The computer of claim 1 wherein the persistent memory region is allocated to
2 redundant CPU memory locations.
- 1 6. The computer of claim 1 additionally comprising:
2 a non-volatile memory,
3 wherein the non-volatile memory contains information concerning the
4 configuration of the persistent memory region.
- 1 7. The computer of claim 1 additionally comprising:

1 8. The computer of claim 1 additionally comprising:
2 a file containing system settings,
3 wherein the file containing system settings contains information concerning the
4 configuration of the persistent memory region.

1 9. The computer of claim 1 additionally comprising:
2 a file containing system settings,
3 wherein the file containing system settings contains information concerning the
4 configuration of the non-persistent memory region.

1 10. The computer of claim 1 wherein the persistent memory region comprises:
2 a look-aside buffer, comprising:
3 a set of state bits, and
4 a buffer region for the storage of data,
5 wherein the look-aside buffer is used for the atomic storage and update of write
6 requests.

1 11. A storage medium with an encoded program which when loaded into a computer
2 having an operating system and a memory partitioned into a non-persistent memory
3 region and a persistent memory region, provides the computer with a persistent memory,
4 said program comprising the steps of:

(a) reading from the persistent memory region in response to requests coming from the operating system; and

(b) writing to the persistent memory region in response to requests coming from the operating system.

1 12. The encoded program of claim 11 wherein the persistent memory region of the
2 computer comprises a look-aside buffer, itself comprising a set of state bits and a buffer
3 region for the storage of data, and step (b) further comprises the steps of:

4 (b-a) setting the state bits to a first value before writing the contents of a request
5 to the buffer region;

6 (b-b) writing the contents of a request to the buffer region;

7 (b-c) setting the state bits to a second value after successful completion of the
8 writing of the contents of a request to the buffer region;

9 (b-d) copying the contents of the buffer region to the appropriate location in the
10 persistent memory; and

11 (b-e) setting the state bits to a third value after successfully copying the contents
12 of the buffer region to the appropriate location in the persistent memory.

1 13. In a computer system comprising an operating system, an intermediary program,
2 and a memory, a method for providing persistent memory, the method comprising the
3 steps of:

4 (a) partitioning the memory into a non-persistent memory region and a persistent
5 memory region;

6 (b) providing an intermediary program in communication with the persistent
7 memory region such that the persistent memory region is accessible to the operating
8 system solely through the device driver.

1 14. The method of claim 13 wherein the contents of the persistent memory region
2 retain their integrity during a boot cycle.

1 15. The method of claim 13 wherein the persistent memory region comprises a look-
2 aside buffer, which the device driver uses for the atomic update and storage of write
3 requests.

1 16. The method of claim 13 wherein step (a) comprises the steps of:

- 2 (a-a) reading a stored address defining the start address of the persistent
- 3 memory region;
- 4 (a-b) reading a stored value defining the size of the persistent memory region;
- 5 and
- 6 (a-c) creating a persistent memory region at the start address equal in size to the
- 7 stored value defining the size of the persistent memory region.

1 17. The method of claim 16 wherein the program reads the stored addresses and
 2 stored values defining the size of the persistent memory region from non-volatile
 3 memory.

1 18. An operating system memory environment comprising:
 2 a first memory mode region accessible to users and to the operating system;
 3 a second memory mode region accessible only to the operating system and not to
 4 users; and
 5 a third memory mode region not accessible by users and not directly accessible by
 6 the operating system.

1 19. The operating system memory environment of claim 18 wherein the operating
 2 system is a Microsoft Windows operating system.

1 20. A computer with a memory-mapped operating system and persistent memory,
 2 comprising:
 3 a volatile memory, comprising:
 4 non-persistent memory region, directly accessible by the operating system;
 5 and
 6 a persistent memory region, whose locations are not mapped by the
 7 operating system.

1 21. The computer of claim 20 further comprising:

2 a device driver in communication with the operating system and the persistent
3 memory region,
4 wherein the operating system addresses the persistent memory region via the
5 device driver.



1 22. The computer of claim 21 wherein the persistent memory region comprises a
2 look-aside buffer, which the device driver uses for the atomic update and storage of write
3 requests.

1 23. The computer of claim 20 wherein the locations of the persistent memory region
2 are mapped by the operating system or a user application once the boot cycle is complete.

ABSTRACT OF THE DISCLOSURE

A method and apparatus for persistent volatile computer memory. In one embodiment, the memory of a computer is partitioned into two regions, one directly accessible to the operating system and one accessible to the operating system only through an intermediary program such as a device driver. In another embodiment, the partitioning of computer memory is achieved through modifications to the computer's BIOS, preventing the operating system from directly addressing a region of volatile computer memory and protecting the contents of the region from modification during a boot cycle.

00740 " 8070560







FIG. 5




FIG. 6






FIG. 7



United States Patent & Trademark Office
Office of Initial Patent Examination -- Scanning Division



Application deficiencies were found during scanning:

☐ Page(s) 3 of Declaration were not present
for scanning. (Document title)

☐ Page(s) _____ of _____ were not present
for scanning. (Document title)

☐ Scanned copy is best available